Page 1 of 1

Schematic Capture verification problem

Posted: 08 May 2020, 16:36
by xfer
The Beta 3 schematic verification is erroneously generating an error for the MUNxxxx number series of NPN transistors. The emitter pins are defined as "Power" instead of "Passive" and it reports a pin mismatch when the emitter is connected to an output pin (as when using a DTR or CTS pin on a USB bridge IC). It is the only series that I have found with this--all others that I have checked (so far) seem to be OK.

Re: Schematic Capture verification problem

Posted: 11 May 2020, 04:44
by Batiskaff
Strange, but emitter labelled as ground in datasheet.